Monday, October 3, 2011

2. Explain continuous and procedural assignments in Verilog?
Posted by at

1 comment:

  1. AnonymousOctober 3, 2011 at 3:51 AM

    ‘ assign ‘ is an example of continuous assignment.
    ‘ initial ’ and ‘ always ‘ comes under procedural assignments.

    ReplyDelete

Subscribe to: Post Comments (Atom)